Chemical Mechanical Polishing (CMP) of copper in trenches and vias of patterned silicon wafers is routinely used in CMOS processes as well as MEMS applications. Although the main goals of CMP are to achieve a planar surface at the nano-scale without scratches, it is generally the case that copper is preferentially polished, a condition called dishing and erosion, relative to the pattern geometry.
INTRODUCTION
CMP is now a standard process of IC fabrication. The purpose of the process is to achieve a high level of flatness by removing inter-layer dielectric (ILD) or metal overburden. In the polishing of the metal overburden (e.g. copper), dishing and erosion take place. These terms refer to the preferential removal of metal to the dielectric and create non-planarity. CMP has contributed in developing higher metal level structures and densification of chips on wafers, but the process itself remains a consumable dependent, hard to control, circuit design unfriendly process. To improve the process and especially the dishing and erosion, there have been many different approaches explaining wafer-scale non-uniformities. Relative velocity [1] [2] [3] , slurry flow [4, 5] , pad related issues [6, 7] , thermal variation [8, 9] , and pressure variations [10] [11] [12] [13] have been studied separately. At the same time, models have been developed of wafer-scale [14] , die or pattern-level [15] , and even molecular dynamics [16] . Despite of all these studies, the process hasn't changed much and problems still exist.
In this study, we present experimental data of dishing and erosion of patterns of a specially designed mask which has combinations of line-width and line-density. We also examine the possible relationships between process variables and dishing and erosion.
EXPERIMENTAL DETAILS
The experiment was conducted on patterned 4 inch, (100), p-type Si wafers (see Figure 1 ). Combinations of pattern parameters are listed in Table 1 . Wet-oxidation was used to create a silicon oxide layer of 1.5µm. The pattern-depth was 1µm and the etching angle was approximately 85 degree uniformly across the wafer. 20nm of Ta was sputtered as a barrier layer and 50nm of copper seed layer was deposited on top of the Ta layer. A 1.3µm copper film was electrodeposited using a typical plating setup (circulating bath type) and the solution used was without special additives such as a suppressor, accelerator or leveler. An annealing was done and film was uniform across the wafer.
The polishing system was a modified bench top Struers polisher and an EKC copper CMP slurry -alumina abrasive type, pH 4. Slurry was delivered uniformly along the radial direction of the pad of a rate of 650 ml/min. Three loads -200N, 300N, 400N -and three pad-platen speeds -100RPM, 150RPM, 200RPM -were used. The rotation of the wafers was fixed at 150RPM. Only one type of pad -a foamed, polyurethane, single layer, plain pad, Rodel IC1000-was used throughout the experiments. Polishing time was determined when there was no blanket copper on the non-pattern area for each condition.
Polishing profiles were measured by a stylus profilometer and measurements were taken across the middle of the line sets. 
RESULTS
The patterns are categorized as constant line width (with different line density), constant pitch patterns, constant line density (with different width), area features, and dummy features (solid square copper pattern). An example of the relationship between the dishing and erosion and line width is shown in Fig. 2 .
For all categorization, dishing and erosion consistently showed opposite trend with changing pattern variables.
For a constant line density (50%) and constant line width (10μ m) increasing dishing and erosion for increasing load, but dishing depends less on load change (Figure 2,3) . Fig. 3 shows the results of dishing and erosion versus the line density. 
DISCUSSION
The data showed that the line width and density depend on speed and load. However both parameters had an opposite dependency with respect to dishing and erosion.
